Abstract-This paper presents a steady-state model of MMC for the second-order phase voltage ripple prediction under unbalanced conditions, taking the impact of negative-sequence current control into account. From the steady-state model, a circular relationship is found among current and voltage quantities, which can be used to evaluate the magnitudes and initial phase angles of different circulating current components. Moreover, in order to calculate the circulating current in a point-to-point MMC-based HVdc system under unbalanced grid conditions, the derivation of equivalent dc impedance of an MMC is discussed as well. According to the dc impedance model, an MMC inverter can be represented as a series connected R-L-C branch, with its equivalent resistance and capacitance directly related to the circulating current control parameters. Experimental results from a scaled-down three-phase MMC system under an emulated single-line-to-ground fault are provided to support the theoretical analysis and derived model. This new models provides an insight into the impact of different control schemes on the fault characteristics and improves the understanding of the operation of MMC under unbalanced conditions.
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I. INTRODUCTION
F
EATURING low switching frequency, modular design, high output voltage quality, compact size, etc., modular multilevel converters (MMCs) have become a promising technology for high-voltage direct-current (HVdc) transmission systems to transmit power from far away locations, like offshore wind farms, to main ac power grids [1] - [3] .
The steady-state and dynamic analysis of MMC under normal operation have been thoroughly discussed in the existing literature, using large-signal and/or small-signal models [4] - [6] . Based on these models, system parameters, such as arm inductance and submodule (SM) capacitance can be The authors are with the Center for Ultra-Wide-Area Resilient Electric Energy Transmission Networks, Department of Electrical Engineering and Computer Science, University of Tennessee, Knoxville, TN 37996-2250 USA (e-mail: xshi5@vols.utk.edu; ee.zqwang@gmail.com; bliu16@utk.edu; yli81@utk.edu; tolbert@utk.edu; fred.wang@utk.edu).
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designed [7] , [8] . Moreover, the operation principle and design considerations of circulating current suppression as well as capacitor voltage balancing control schemes can be further understood [9] - [11] . Under unbalanced grid conditions, most previous research efforts focused on proving the existence of zero-sequence doubleline frequency active power, which will flow into the dc side and cause dc voltage and/or dc current ripples. References [12] and [13] give the analytical relationship among instantaneous active/ reactive power and fundamental frequency positive-as well as negative-sequence voltage and current in ac terminals. According to this relationship, the current references for active power ripple elimination can be calculated. The relationship, however, does not take the second-order components in both circulating current and capacitor voltages into account, and cannot fully describe the ac fault characteristics inside the MMC. As an improvement, instantaneous active power in each phase unit is derived in [14] , considering negative-sequence circulating current. Under unbalanced conditions, however, positive-and zerosequence components also exist in circulating current, making the derivation inaccurate. Additionally, the variation of circulating current components and the dc voltage/current ripple with different current control schemes remain unknown. Recently, according to ac/dc decomposed circuit of a single-phase MMC and active power balance between ac and dc terminals, a simple method is used for arm and circulating current calculation in [15] . Nevertheless, the dc voltage is assumed to be constant in this paper, while the real one under unbalance grid conditions contains double-line frequency ripple, which is also related with the unknown variables, i.e., circulating current, making the derivation invalid. Besides, neglecting the arm inductors and SM capacitors during the circulating current estimation, their impact cannot be revealed.
To the best knowledge of the authors, analytical description of an MMC under unbalanced conditions, including steadystate voltage, current quantities, and their interaction, has so far been missing. To fill this void and supply a theoretical approach for converter performance evaluation, this paper presents explicit analytical expressions for steady-state current and voltage quantities in an MMC under unbalanced grid conditions. Specifically, six equations for positive-, negative-, and zero-sequence double-line frequency circulating current can be derived based on the circular interaction of electrical quantities. By solving these equations, the circulating current components are obtained. Then, the fundamental and low-order harmonic components of the arm currents, capacitor charging currents, capacitor voltages, and ac-side phase voltages of MMC can also be calculated. With the steady-state model, the impact of negative-sequence current control on second-order current and voltage ripple is investigated. Furthermore, in order to predict the zero-sequence circulating current in a point-to-point HVdc system, the equivalent dc impedance of an MMC inverter is derived with/without the circulating current control.
The analytical expressions for circulating current, capacitor voltage, and associated variables can supply additional selection criteria for semiconductor devices and passive components, e.g., arm inductance and SM capacitance, suffering unbalanced operations. It also gives an insight into the impact of different control schemes on the fault characteristics and improves the understanding of the operation of an MMC under unbalanced conditions. Moreover, based on the inner relationship among voltage and current quantities, the derived equivalent dc impedance can be employed for both steady-state analysis and stability evaluation. This paper is structured as follows: Section II briefly introduces the configuration of an MMC-based HVdc (MMC-HVdc) transmission system and the widely used dual-current control scheme with unbalanced ac grids. The interaction between voltage and current quantities is derived in Section III, and the impact of negative-sequence current control on system performance is also discussed. Section IV presents the circulating current calculation of an MMC rectifier with resistive and inverter loads. Experimental results obtained from a scaled-down three-phase MMC prototype are compared with the calculation results in Section V to validate the theoretical analysis and derived model. Section VI provides the conclusion for this paper.
II. SYSTEM CONFIGURATION AND CONTROL SCHEMES
UNDER UNBALANCED CONDITIONS Fig. 1 illustrates the single-line diagram of a typical pointto-point MMC-HVdc transmission system, where v s1 and v s2 represent ac grid voltages; L g and R g represent grid impedance; L AC and R AC are ac reactor and its equivalent parasitic resistance; R s , L s , and C s are parasitic resistance, inductance, and capacitance of dc cables, respectively. For isolation and voltage conversion, the ac terminal of each MMC is connected to the grid voltage v s1 or v s2 through a three-phase Y/Δ transformer. It should be mentioned that other transformer structures can also be employed according to the commissioned MMCHVdc systems [16] , [17] , but in order to block zero-sequence currents flowing between ac system and VSC unit, and max- imize the output voltage capability of the converter by using SVM or third-harmonic voltage injection, a Y/Δ transformer is adopted in this paper [18] - [20] . Both converters are high resistance grounded at shunt reactor neutral points, and the two MMCs are connected through dc cables.
The configuration of an MMC is shown in Fig. 2 . Each phase leg of the MMC consists of one upper and one lower arm connected in series between the dc terminals. N seriesconnected SMs and one-arm inductor L arm form an arm. Each SM contains an IGBT half bridge as a switching element and a dc storage capacitor. Fig. 3 illustrates the single-phase equivalent circuit of an MMC [21] , where v du and v dl are the positive (upper) and Fig . 4 shows the diagram of the classic dual-current control, which consists of positive-and negative-sequence current control [22] , [23] . To achieve an accurate synchronization with the grid voltage, the positive-sequence voltage is extracted with methods proposed in [24] and used as the input of a phaselocked loop (PLL). Through park transformation and the angle locked by PLL, the converter-side phase current can be decomposed into positive-and negative-sequence components and regulated separately in dq coordinates. With accurate extraction of positive-, negative-, and zero-sequence voltage and current, as well as properly designed PI controllers, the negative-sequence phase current can be eliminated under unbalanced conditions. With Y/Δ transformers assumed in the studied MMC-HVdc system in this paper as shown in Fig. 1 , zero-sequence current will be blocked under unbalanced grid conditions, and no corresponding current control is required [25] .
III. STEADY-STATE MODEL FOR SECOND-ORDER PHASE VOLTAGE RIPPLE PREDICTION
A. Without Negative-Sequence Current Control
Assume a single-line-to-ground (SLG) fault occurring in the primary side of the Y/Δ transformer in MMC 1 station, which will create an unbalanced voltage in PCC 1 [26] - [29] . In this paper, SLG fault is used as a severe unbalanced case, which could last for certain time (normally 0.5 s) if single-pole switching (SPS) is adopted [30] - [32] . Within 0.5 s, the system can achieve steady state, making the steading state modeling applicable in this case.
Contributed by the delta connection of the interfacing transformer, no zero-sequence phase current will be induced in the converter side by the SLG fault. Moreover, the grounding impedance is assumed to be high enough to have a negligible zero-sequence grounding current, no matter whether SVM (or equivalent modulation scheme by injecting third harmonics) or SPWM is adopted, thus enabling low power losses, high utilization of dc voltage, and slight interference with SLG fault protection.
With all these assumptions, zero-sequence phase current is regarded as zero, and upper as well as lower arm current can be expressed in (1) . If interfacing transformers without the delta connected winding and/or low impedance grounding scheme are adopted, zero-sequence component will be induced in the phase current. In this case, (1) should be modified accordingly to make the circulating current prediction more accurate
where I + , I − are the amplitudes of the positive-and negativesequence phase current, respectively; ϕ + , ϕ − are the corresponding initial phase angles; I cda represents the dc component in arm currents of phase A; ω 1 represents the fundamental frequency angular frequency;I According to the classic power system analysis theory under asymmetrical faults, phase voltages in the secondary side of Y/Δ transformer (v A , v B , v c ) can be calculated based on fault time, grid short-circuit capacity, and grounding impedance, either through offline evaluation or online computation [33] . Then, the phase voltage can be decomposed into positive-(v gj + ), negative-(v gj − ), and zero-(v gj 0 )sequence components [34] . When the negative-sequence current control is not used, ideally v cj − = 0, and the negative-sequence current can be cal-
Therefore, under certain operation conditions, I
+ , I − , ϕ + , and ϕ − in (1) can be regarded as known parameters based on power system fault calculation [35] , [36] , while I In practice, the equivalent switching frequency of MMC (Nf c , f c is the carrier frequency) is high enough to acquire a negligible high-frequency component in the switching functions. Therefore, an average switching function shown in (2) can be adopted in this analysis
where M represents positive-sequence modulation index; S au av (t) and S al av (t) are average switching functions of the SMs in the upper and lower arms, respectively. Based on (1) and (2), the associated current and voltage quantities can be expressed as follows: 1) Capacitor Charging Current: According to [37] , the average capacitor charging current in the upper (i c u ) and lower arm (i c l ) can be expressed as
The dc component highlighted by pink color in (3) is zero during steady state, which stands for a balanced active power between the ac and dc side. Solving the steady-state equation in (4) yields the dc component in circulating current
Comparing (4a), (4b), and (4c), the dc components in the three-phase arm current are no longer equal to I dc /3 (which is √ 2MI + cosϕ + /4 in normal operation) under unbalanced conditions, indicating uneven active power contribution among three phases. Moreover, such asymmetrical distribution will be more severe with higher negative-sequence current I − . Therefore, I cdk (k = a, b, c) in (1) should be replaced by (4) during the following derivation.
2) Capacitor Ripple Voltage: Multiplying the capacitor reactance 1/(jω 1 C sub ) and the fundamental frequency capacitor charging current in (3), the fundamental frequency capacitor ripple voltages in the upper and lower arms in phase A are obtained
3) Phase voltage ripple: The ac-side phase voltage ripples contributed by u (1) cu and u (1) cl can be expressed as
Phase voltage ripple contributed by u (2) cu,l and u
cu,l can be calculated as
As shown in (8) , with arm current assumed in (1), the second-and fourth-order phase voltage components are generated, which in turn will create circulating current with the corresponding frequencies. Focusing on the dominant secondorder ripples and ignoring the fourth-order items, the double-line frequency phase voltage ripple in Phase A can be obtained by summing all the second-order components in (8)
Similarly, the second-order voltage ripple in Phases B and C can be given in (10) and (11) . The negative-, zero-, and positivesequence voltage ripples are distinguished by blue, red, and black colors
As can be observed in (9)- (11), the positive-and zerosequence voltage ripples only exist under unbalanced grid conditions, while the negative-sequence component exists as long as the positive-sequence modulation index M and phase current I + are nonzero. Sharing the same expression as that under normal conditions, the negative-sequence circulating current will not change much if MI + remains.
B. With Negative-Sequence Current Control
If dual-current control is used, the negative-sequence phase current can be eliminated, and thus, the arm current in phase A becomes
If the negative-sequence current control is adopted, the converter should generate the same negative-sequence voltage as the grid (i.e., v cj − = v gj − ) in order to eliminate the negativesequence current (i.e., i j − = 0). The corresponding modulation index is
, where
2 for SPWM modulation scheme, and
for SVM or its equivalent modulation schemes, where V dc is dc-side voltage. Therefore, the average switching function can be described as
where M + denotes the positive-sequence modulation index; M − and γ − represent the negative-sequence modulation index and its initial phase angle; S au av (t) and S al av (t) are average switching functions of the SMs in the upper and lower arms, respectively.
Following the same derivation steps above, the steady-state dc component in three-phase arm currents are given as
According to (14) , the negative-sequence current control cannot equalize three-phase dc arm currents.
The double-line frequency ac voltage ripple in phase A is derived in (15) , where the negative-, zero-, and positive-sequence circulating three-phase voltage ripples are still distinguished by blue, red, and black colors. The voltage ripple for Phase B and C can be obtained in the same manner, with a phase shift of ±2π/3 in negative-and positive-sequence components, and no phase shift for zero-sequence components (15) as shown at the bottom of this page.
As indicated in (15), with negative-sequence phase current control, more combinations of current and modulation index serve as the sources of double-line frequency phase voltage ripple. Moreover, compared to the result without negative-sequence current control in (9), the circulating current components in (15) 
In summary, compared to [37] , the steady-state model under unbalanced conditions is more complicated, especially when negative-sequence phase current control is adopted. The dc components in three-phase circulating current are no longer equal to each other and have a magnitude of I dc /3. In addition, the positive-as well zero-sequence circulating current will also be generated, which may require either passive components redesign, e.g., arm inductance and SM capacitance, or modification of the control scheme for effective circulating current suppression.
The above analytical expressions are derived based on the generic inner relationships among current and voltage quantities, which are applicable to MMC under both rectifier and inverter modes.
IV. STEADY-STATE MODEL FOR CIRCULATING CURRENT PREDICTION
With the derived steady-state model for second-order phase voltage ripple, the circulating current can be predicted by solving the equivalent circuit shown in Fig. 5(a) (9) and (15) . The threephase circulating current generated by the two voltage sources will add to zero and only circulate among phases. While for the zero-sequence circulating currents generated by u 0 ph j , they cannot cancel with each other and have to flow into the dc bus. Consequently, in addition to arm inductance L arm and its ESR R arm , the equivalent dc load impedance Z dc eq will be incorporated into its equivalent circuit, as shown in Fig. 5(c) .
Based on these equivalent circuits, the following equations hold
From ( (θ + , θ − , θ 0 ) of circulating current with and without negativesequence current control can be calculated theoretically. With the calculated circulating current, all the previous equations will become explicit. In the following part, the solving process of the circulating current is analyzed in two cases, i.e., an MMC rectifier with resistive load and inverter load (see MMC-HVdc in Fig. 1) .
A. Resistive Load 1) Without Negative-Sequence Current Control:
The corresponding equations with a dc-side resistive load R L is given in 0 c , θ + , θ −, and θ 0 ) can be easily calculated using (17) . In addition, capacitor charging current, capacitor voltage ripple, and phase voltage ripple can be expressed by substituting the calculated circulating current components into (3)- (8) .
where,
Under slightly unbalanced conditions, the magnitude of negative-sequence circulating current keeps almost the same since I + and M will not change much. Nevertheless, if an SLG fault occurs, M will decrease because of the lost phase voltage, while I + tends to increase to maintain dc voltage and/or output power. Therefore, the negative-sequence circulating current will vary accordingly with different control schemes and current limit settings. As for the positive-and zero-sequence circulating current, their magnitudes are proportional to the negativesequence phase current, and will reduce with lower M. Zerosequence circulating current, limited by dc load impedance, will be much lower than the other two sequence components in an MMC rectifier with a light load.
According to (17) , the variation of arm inductance and SM capacitance will also affect the magnitude and angle of circulating current, and thus, can be selected accordingly to meet a specific requirement under unbalanced conditions. In addition, a resonance point exists when E = C + D − 4ω 1 L arm 0, which leads to a huge circulating current and should be avoided to prevent power devices and passive components from damage.
2) With Negative-Sequence Current Control: By substituting (15) to (16) and replacing Z dc eq with R L , the six equations used for circulating current calculation with a resistive load R L
−2AI
+ cos ϕ + − BI
are given in (18) as shown at the bottom of the previous page, when negative-sequence current control is activated where,
Compared to (17) , the elimination of negative-sequence current I − does not remove the positive-and zero-sequence circulating current. In addition, they are generated not only by different combinations of positive-sequence current I + and modulation index M + , M − , but also other circulating current components by a ratio of G. Due to such couplings, (18) becomes more difficult to solve, and the variation of circulating current magnitude and phase angles is not straightforward.
B. MMC Load
In a point-to-point MMC-HVdc system (see Fig. 1 ), an MMC inverter instead of a resistor serves as the dc load. According to Fig. 5 , the equations for negative-and positive-sequence circulating currents in (17) and (18) keep the same, while the dc impedance Z dc eq in Fig. 5(c) changes from R L to the dc equivalent impedance of the MMC inverter.
In order to obtain the equivalent circuit of zero-sequence circulating current in an MMC-HVdc system, the dc equivalent impedance of the MMC inverter is derived as follows.
From the single-phase equivalent circuit in Fig. 3 , one obtains
Adding (19) and (20) yields According to [38] and [39] is the reference generated by the circulating current control. An assumption is made here that the SM capacitance C sub is selected to be large enough to guarantee that v
where v 
Substituting (24) into (21) and adding the three-phase equations together yield
As shown in Fig. 2 , the summation of three-phase upper or lower arm currents is dc current, i.e.,
According to [38] , the dynamics of an MMC can be described by the state variables v 
Equation (27) can be rewritten as
As can be observed, a second-order ripple is contained in v k c , and the dc component in the circulating current can be calculated as
In the following derivation of dc-side equivalent impedance, two cases (with and without circulating current control) are considered. 
Therefore, the three phase summation of (34) yields
For simplicity, the MMC system, including upper and lower arm impedance, is assumed to be symmetrical, and v k c = 0, so no dc components will be generated by the product of v 
Substituting (26), (35) , and (36) into (33) and applying linearization, one obtains
During the linearization procedure, no product of two small signal items is found at the second-harmonic frequency, and thus, the system has a linear characteristic for the double-line frequency voltage and current ripples. In addition, according to (37) , if no circulating current control is used, an MMC inverter can be regarded as a series-connected R-L-C branch in the dc side. The parameters of this R-L-C branch are independent of implemented control schemes, and will remain with open-loop, current-loop, or power-loop regulation.
2) With Circulating Current Control: For simplicity, a proportional circulating current control applied in [39] is adopted, and (38) whereR is an estimation of R arm , andRi ref c can be interpreted as a compensation of the voltage drop on R arm in steady state. The circulating current reference is the same as I c0 in (32) .
Substituting (38) into (31), applying linearization and disregarding the quasi-stationary components, one obtains
Substituting (38) into the fourth term of (25), the following equation holds:
Substituting (26), (36), (39), and (40) into (25) yields
Compared to (37), the dc equivalent impedance is still linear at the second-harmonic frequency, and an MMC can also be considered as a series connected R-L-C branch, while the equivalent resistance and capacitance vary with the proportional coefficient R a selected in the circulating current control.
In practice, PR control with resonance frequency of 120 Hz (second order), instead of proportional control, may be used to suppress circulating current under normal and unbalanced conditions. Under such circumstances, the derived equivalent dc impedance in (41) is still applicable. The only modification is that R a in (41) should be replaced by the gain of the PR controller at the resonant frequency.
Based on (37) and (41), the equivalent circuit of the zerosequence circulating current i 0 c in an MMC-HVdc is shown in Fig. 6 . The double-line frequency dc current ripple, which equals to 3 i 0 c , is suppressed by both dc cable impedance (Z cable ) and dc-side equivalent impedance of MMC inverter (Z mmc ). Therefore, in a system with long dc cables and/or high circulating current control coefficient R a , no obvious second-order current ripple will be found in the dc current under SLG fault conditions.
As shown in (9) and (15), the elimination of i 0 c will reduce but cannot remove the second-order phase voltage ripple on the dc cables and MMC inverter. This voltage ripple may lead to distorted ac voltage in MMC 2 station through modulation and feedback control loops, which requires additional control schemes to mitigate. If the converter regulating dc voltage suffers unbalanced ac voltages, dc voltage V d in (23)- (32) cannot be regarded as a constant value, and the corresponding voltage regulators should be considered in the dc impedance derivation.
With the derived steady-state model, the arm inductance and SM capacitance can be designed theoretically to mitigate the circulating current under unbalanced conditions, thus reducing the current stress imposed on power devices and passive components. Moreover, the steady-state model can help the circulating current controller design and maximum modulation index calculation, using the same methodology discussed in [40] and [41] for balanced conditions.
In addition, since the steady-state model is derived based on the generic inner relationships among current and voltage quantities, it is applicable to any unbalanced conditions, including SLG fault. Nevertheless, if the system is not equipped with SPS, or a permanent SLG fault or other asymmetrical (e.g., line-toline, line-to-lint-to-ground) fault occurs, the protection will be tripped and disconnect the MMC-HVdc system from the ac grid in several cycles, before the steady state is arrived. Therefore, the derived model could be mainly used for unbalanced conditions, where no relay protection is involved and the system can maintain continuous operation.
V. EXPERIMENTAL VERIFICATION
To verify the theoretical analysis and developed impedance model, a scaled-down three-phase MMC is built, as shown in Fig. 7 . Given that the number of SMs has little impact on the model verification, four cells per phase are used in this paper to achieve low hardware requirement. The control schemes are implemented by dSPACE DS1103 and FPGA (Cyclone IV DE0-Nano). For high equivalent switching frequency and relatively simple implementation, the N + 1 level phase shift PWM modulation scheme is adopted. Additionally, the widely used capacitor voltage sorting and balancing control is applied to guarantee operation performance of MMC under both normal as well as unbalanced conditions. Three cases, including MMC rectifier with resistive load under SLG fault, MMC inverter with resistive load under SLG fault, and MMC inverter with second-order voltage ripple in dc side (emulate point to point MMC-HVdc), are studied. To create serious unbalanced grid conditions, an SLG fault is emulated by setting phase C voltage to zero by an ac power supply (FCS Series II by California Instruments). The corresponding voltage and current characteristics in the converter side are similar to that of a real system suffering SLG fault and have ungrounded neutral point in the Y side of the transformer. Although this setup has lower unbalanced voltage and current if compared to the system with grounded neutral point in the Y side, it still could provide a verification of the proposed steady-state model, while not triggering any overcurrent and grounding current protection. For convenience, the "SLG fault" mentioned in the following analysis refers to this emulation.
A. MMC Rectifier With Resistive Load Under SLG Fault
The configuration of the MMC rectifier is illustrated in Fig. 8(a) , and its main circuit parameters are given in Table I . To prevent the potential damage or degradation of power semiconductor devices under fault conditions, the current reference is limited to 1.2 times of the rated phase current. Fig. 9 shows the selected experimental results with only positive-sequence current control. When the SLG fault occurs, converter-side phase current becomes unbalanced because of the negative-sequence component. Meanwhile, the zerosequence circulating current flows into the dc side, forming a second-order dc current ripple. Its magnitude, however, is only 0.09 A (2.05%) due to the large dc load resistance. The percentage values here and in the following description refer to comparison of current and voltage components to rated dc voltage of 150 V and dc current of 4.98 A. The dc components in the three phase arm currents change from 1.66 A under normal condition to 2.33 A (140.4%), 2.05 A (123.5%), and 0.4 A (24.1%) under SLG fault, which represents uneven active power contributions. Moreover, the three phase arm currents present different shapes and RMS values due to unbalanced phase and circulating current, resulting in unequal power losses across semiconductor devices. The second-order ripple can also be observed in the dc voltage, which has a magnitude of 2.58 V (1.72%). Additionally, due to the lack of dc central capacitors, the switching ripple cannot be filtered as in two level VSCs, which appears in dc voltage and current [see Fig. 9(a) and (b) ].
After the negative-sequence current control is activated, converter-side phase current becomes balanced, as shown in Fig. 10(a) . This balanced phase current, however, results in a further drop of dc voltage, which reduces from 144.43 V (96.3%) in Fig. 9(b) to 129.81 V (86.54%) in Fig. 10(b) . Compared to Fig. 9 , the second-order ripple in both dc current and dc voltage are reduced, which are 0.06 A (1.4%) and 1.69 V (1.13%) in this case. The dc components in three phase arm current drop to 1.89 A (113.9%), 1.91 A (115.1%), and 0.5 A (30.1%). Fig. 11 illustrates the experimental results when circulating current control is also activated in abc coordinates. The double-line frequency positive-, negative-, and zero-sequence circulating current are greatly suppressed, enabling sinusoidal arm currents and a second-order dc current ripple of 0.01 A (0.2%). In spite of the elimination of circulating current, a second-order dc voltage ripple with magnitude of 0.49 V (0.33%) [see Fig. 11(b) ] still exists because of the first four items in the zero-sequence components in (15) , which may demand for special designed dc voltage ripple control. The additional switching actions induced by circulating current control add more switching ripple in the dc voltage and current [42] . Fig. 12 shows the comparison between experimental and calculation results of circulating current under SLG fault. When the negative-sequence current control is not activated, a deviation appears between the calculated and tested magnitudes of circulating current. During the derivation of second-order voltage ripple in (9), the negative-sequence modulation index M − is assumed to be zero. In experiments, nevertheless, a small M − is introduced by the dc voltage feedback control, which mainly induces the mismatch in Fig. 12(a) .
With negative-sequence current control, since the assumption I − = 0 in (13) always holds when dual-current control operates, the mismatch between calculation and experimental results of positive-and negative-sequence circulating current in Fig. 12(b) is greatly reduced within the tested range. The magnitude of zero-sequence circulating current is below 0.04 A in both cases with a dc resistance of 30 Ω. The negative-sequence current control also leads to an apparent magnitude increase of negative-and positive-sequence circulating currents, as shown in Fig. 12(b) .
B. MMC Inverter Under SLG Fault
To further verify the derived model, an MMC inverter under SLG fault is also investigated with the same main circuit parameters in Table I , as shown in Fig. 8(b) . Since the ac power supply v s used in the experiment cannot absorb active power, three 5 Ω resistors are connected at the output of the inverter. Fig. 13 gives the transient performance of an MMC inverter when an SLG fault occurs at t 1 . Similar to Fig. 9 , the SLG fault leads to unbalanced phase currents and lower active power generation. Consequently, the dc components in three-phase arm current reduce to 1.19 A (71.7%), 1.21 A (72.9%), and 1.33 A (80.1%), respectively. When the negative-sequence current control starts at t 2 , the converter-side phase current becomes balanced within a fundamental cycle [see Fig. 14(a) ]. However, the magnitude of second-order dc current ripple increases to 4.37 A (87.8%), and active power is more unevenly distributed among three phases, leading to dc arm currents of 1.75(105.4%), 1.73(104.2%), and 0.9 A (54.2%) [see Fig. 14(b) ]. When circulating current control is enabled at t 3 , the second-order dc current drops to 0.01 A and arm currents become sinusoidal with dc components slightly affected in three phases (see Fig. 15 ). Fig. 16 illustrates the comparison between calculation and experimental results of circulating current in an MMC inverter under SLG fault. The mismatch reduces from 0.4 A [see Fig. 16(a) ] to less than 0.1 A [see Fig. 16(b) ] when the negativesequence current control is activated. However, due to lower dc impedance Z dc eq , variation of phase current and modulation index, the magnitude of negative-sequence component drops a little in this case, while positive-and zero-sequence circulating current has a slight increase.
C. MMC Inverter With Second-Order Voltage Input in DC Side
For simplicity, the point-to-point HVdc in Fig. 1 is separated into a second-order voltage source and an MMC load, as illustrated in Fig. 17 . An H-bridge converter controlled by DSP (TMS320F28335) in Fig. 18 is used as the second-order voltage source to emulate the dc voltage ripple under SLG fault condition in the rectifier station. The MMC inverter in Fig. 7 is employed to verify the derived dc equivalent impedance, and its main parameters are the same as Table I (Fig. 20(a) ), and the second-order dc-side current i dc also becomes much larger [see Fig. 20(a) ]. Fig. 21 illustrates the open-loop experimental results with proportional coefficient R a = 3 when the magnitude of v 2 is set to 12 V. As can be observed, although larger R a induces higher v rmmc ac , it helps to achieve smaller second-order dc-side current and more sinusoidal arm currents. Additionally, the unbalanced phase current in Fig. 20(b) is also suppressed. Fig. 22 shows the phase and dc-side current with current loop control when v 2 = 12 V. The dominant third-order harmonics in the phase current generated by the second-order dc voltage ripple decreases from 1.43% to 1.09%, and it can be further reduced by increasing the bandwidth and low frequency gain of the current control loop. Comparing Fig. 21(b) with Fig. 22(b) , the double-line frequency dc current ripple has almost the same magnitude, which verifies that the control schemes impact only slightly the derived dc equivalent impedance. Fig. 23 shows the comparison between experimental and calculated results with and without circulating current control. In both cases, the errors of 2nd order MMC dc terminal voltage (v rmmc 2nd ) and dc-side current (i dc 2nd ) are less than 1% within the plotted range, no matter what control method (open-loop or current loop control) is applied.
Compared to Fig. 23(a) , the large impedance brought by the circulating current control in Fig. 23(b) helps to reduce the mismatch caused by dead time, harmonics extraction, cable impedance, parameters tolerance of passive components, etc. Furthermore, high R a also effectively mitigates i dc 2nd and reduces the impact of SLG fault on arm currents and capacitor voltage ripples. 
VI. CONCLUSION
This paper presents a steady-state model of the MMC to predict the system performance under unbalanced conditions. The model is derived and experimentally verified, considering the impact of negative-sequence current control, circulating current control, and different load conditions. The key points in this paper can be summarized as follows: 1) A steady-state model that describes the relationship between current and voltage quantities of MMC under unbalanced conditions is proposed. The sources of negative-, positive-, and zero-sequence circulating current are provided, and dc components in three-phase circulating current, which deviate from each other due to the existence of negative-sequence current or modulation index, can be calculated theoretically. 2) A detailed comparison of the proposed model with/without negative-sequence current control reveals that when the widely used dual-current control is applied, the positive-, negative-, and zero-sequence circulating current are generated by more voltage sources and are no longer decoupled. 3) According to the circular relationship found from the steady-state model, the magnitudes and initial phase angles of different circulating current components can be easily predicted. Moreover, the fundamental and lowfrequency harmonic components of the capacitor charging currents, capacitor voltages, arm currents, and output phase voltages can be analytically expressed. 4) The equivalent dc impedance of the MMC is first derived for circulating current calculation in a point to point MMC-HVdc system. Based on the derivation, an MMC inverter can be represented as a series-connected R-L-C branch, and the equivalent resistance and capacitance depend on circulating current control parameters. 5) The derived steady-state models are verified in a threephase scaled-down MMC rectifier and inverter prototype under an emulated SLG fault. Moreover, verification of the equivalent dc impedance is achieved by injecting a second-order ripple into the dc link of an MMC inverter. The comparison between experimental and calculation results under three kinds of test conditions demonstrate the validity of the analysis and derivation. In order to further verify the aforementioned contributions, several more scenarios could be tested in the future: 1) Determine a practical way to completely decouple the positive-and negative-sequence current in order to mitigate the mismatch between calculated and experimental results. 2) Vary the voltage unbalance ratio by adjusting the threephase output voltage, measure the corresponding circulating current, and compare it with the calculated values.
3) Measure circulating currents with different arm inductances as well as SM capacitances, and compare them with the calculated values.
